sablink/build
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

[intel/portage] reduce ccache size to 2GB

Browse Source
This commit is contained in:
Fabio Erculiani 2012-05-15 20:56:46 +02:00
parent f3a70c60e3
commit 6cecdc0597
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
conf/intel/portage/make.conf.amd64
View File

@ -13,7 +13,7 @@ MAKEOPTS="-j16 -s"
# Portage stuff
ACCEPT_KEYWORDS="~amd64"
FEATURES="ccache parallel-fetch protect-owned splitdebug"
CCACHE_SIZE="3G"
CCACHE_SIZE="2G"
CCACHE_DIR="/var/ccache"
LINGUAS="en en_US af ar az bg bn br bs ca cs cy da de el en_GB eo es et eu fa fi fr fy ga gl he hi hr hu is it ja kk km ko lt lv mk mn ms nb nds nl nn pa pl pt pt_BR ro ru rw se sk sl sr sr@Latn ss sv ta tg tr uk uz vi zh_CN zh_TW es_AR es_ES fy_NL ga_IE gu gu_IN nb_NO nn_NO pt_PT sv_SE zh"

2
conf/intel/portage/make.conf.x86
View File

@ -13,7 +13,7 @@ MAKEOPTS="-j16 -s"
# Portage stuff
FEATURES="ccache parallel-fetch protect-owned splitdebug"
ACCEPT_KEYWORDS="~x86"
CCACHE_SIZE="3G"
CCACHE_SIZE="2G"
CCACHE_DIR="/var/ccache"
LINGUAS="en en_US af ar az bg bn br bs ca cs cy da de el en_GB eo es et eu fa fi fr fy ga gl he hi hr hu is it ja kk km ko lt lv mk mn ms nb nds nl nn pa pl pt pt_BR ro ru rw se sk sl sr sr@Latn ss sv ta tg tr uk uz vi zh_CN zh_TW es_AR es_ES fy_NL ga_IE gu gu_IN nb_NO nn_NO pt_PT sv_SE zh"